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TECHNICAL MEMORANDUM
THE LARGE SCALE M I CROELLCTRON I CS
COMPUTER AIDED DESIGN AND TEST
(CADAT) SYSTEM
INTRODUCTION
',Gila advent of large _scalp microglectroWes has brought with it tho virtues
of reduced cost, volume, weight, and p6Wer consumption while improving reli-
ability and performance. It has however required an, adjustment In system design
procedures. Formerly breadboard Implementations of hardware could be utilized
to work out ti ►e final. changes In a dos; a without appreciable penalty In time or
cost. Lame scale Integrated clrcule' (LSIC's) permit no such .luxury. A
conmlox LSIC cannot properly be breadboarded with anything but the actual LSIC
Itself, and by the time We
 LSIC Is available considerable tin ge and money are
commitdd to mtaslc fabrication and wafer processing. in essence, the formor•
breadboard phase must be replaced with a thorough computer evaluation of the
LSIC design. The problem is further coanpllcated because the system designer
may be contracting for LSIC Is from,, various manufacturers In addition to',or
instead of designing some of his own.
Tile point to be made here Is that Ole computer aided design- (CAD)
requirements of the National Aeronautics and Space Administration (NASA) and
Its system contractors are quite different from those, of an LSIC mnnufacturc?r.
The manufacturer can afford to have a. CAD system consisting of a layout sub-
system followed by an evaluation subsystem which Is lockod Into ti ►e layout
subsystem and to his own logic family, teclnnology, and processing rules. Most
CAD systems for LSICC I s in existence today fire truly design systems whin little,
if any, open-ended analysis capability. Tbore is also a significant amount of,
LSIC design being done today with incomplete or coarse ovtthiktion techniques
being use6 before coanamitting to ides ►: fabrl+ ation and NN, afer pi.-ocessinl;. NASA
and its system contractors, however, require all evaluation subsystem w,111cll
ca
ll
 
accommodate proposed mask designs generated by any layout mothod
(regardless of whether It is any In-house or out-of-house method) before the
commitment to mask fabrication and wafer processing Is mado. This realization
set the tone for ti ►e development tat MSFC of (lie Computer Aided Design and Test
(CARAT) system. The purpose of MSFC's lame scale nnicroolectronlcs CAI)
effort is to provide the NASA ce^rrte ^s toad tare s c^antractors n^titiA Vornnprehensivea
I
6,
software for the Improvement of evaluation and design time, coat, and reliability.
The embodiment of this software Is the CADAT system. It has been developed
such that an installation can gainfully adopt either the total system, parts of the
system in a stand-alone mode, or parts of the system in a remote mode cooperat-
Ing with a total system elsewhere. Figure 1 describes the capabilities that exist
within the CADAT system.
OBJECTIVES
The following paragraphs present some objectives of the CADAT system
and how they are met.
Pragmatic Implementation
The CADAT software must be co;nipatible with many differing computing
hardware 
cZt
figurations. System designers at NASA or contractor installations
simply are 
	
in control of their computational facilities; ti;erefore-,_attempts
at optimal technical, solutions which ipivove common hardware or,.a,,common
time sharing service are difficult to implement, (MSFC is attempting a common
hardware approach wherein all pilograms, whether large batch or interactive
graphics, would be run on common autonomous hardware systems costing less
than $150K, while another government agency Is trying the time-share
approach.) The present CADAT software has therefore been segmented into
large batch software to be run at an installation's computer center and inter-
active software to be run on a mini-computer or local time-share service.
if necessary the total CADAT system functions-can be accomplished without the
benefit of the interactive software.
In addition, as previously mentioned, parts of the system can be used In
the stand-alone mode to accomplish singular functions. Also excellent functional
segmentation of the system. exists such that part of the functions I can be achieved
at one Installation and the remainder at another installation.
Evaluation of Designs Derived from any Layout Method
The CADAT evaluation subsystem is compatible with all manual, computer
assisted, and computer automatic layout methods. This is achieved by the
extreme functional separation of the layout and evaluation subsystems. The layout
l
?f 2
6OC
E
N
F•
O
4
C.;
CJ
id
^C
a
0U
Uit1GiNAL YAG"' 1'OF POOR (2U hl.;Tyl
4
cl
^ ►
ry J 11 ^^^a
	
-
a
^	 r
f ^!
--	
W91
wr
.^ - 
ow.,
 
M
f
a
0
W Nh WP 
u
N
V
3
i
J
j
n g^
^Ja
-4
5^c
w
►
^tIGI;^AL PAGE I^
Pf N 
►k QUALM,
s
subsystem simply.provides mask geometry to tba evaluation isubsystom. Tills
means that the CARAT system Is flexible enough to permit Uie dropping of file
complete layout subsystem, and Wo subs titution,of anotlior layout subsystem,
e, g*
 o draftsmen, computer assisted drafting, or different automatle layout
prQ61mulls.
Ease of Update for New'Technologies
Tile functional segmentation of the soffiva'ro makes this objective reasons
4blo. Strict logic programs require no upd4to In response to technology changes.
Layout programs require only minor changes, The artworlt evaluation programs
as such require no change. The geometric operations of those programs tire
niodularizod such that a separate control sequence can be used for each tech-
nology to achieve the dosired results.
Ease of Update with More Powerful Programs
Once ajigaftv- the functional belp-.011tation allows any P-articular area to bo
furtlier - w1oped or replaced with sonictiAng bettor AvItbout tips etting"prograni641
Inter til'4011s witlibi the CARAT system.
Compatibility with Multiple Technologies and Multiple
Process Rules Within the Technologies
The CARAT system Is compatible witli X-metal oxide Semiconductor
(N-AIOS) o P-motel oxide semiconductor (P-MOS), and C-metal oxide senit-
conductor (C-AIOS) technologies ) built metal gato and silicon on sapplAre, (SOS)
silicon gate. The process rules within 11 t-echnology are simply input parameters
to the system.
Ease of Use
One of the problems between design engineers and evaluation softtivare
has been tho extensive data preparation required to operate the programs. The
CADAT system allows the englocer to define a design once to the system In a
reasonable format and. alien the system will reformat the data for other progra-ais
and h.qndf6 program-output program-Input Interfaces.
4
4
U 
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Another problem has been in the arer of simulators. Even if a design is	 !,
`
	
	
entered Into a simulator, the engineer is still requi red to decide and Input ti me
stimuli for the simulator to operate. The CARAT system however makes
extensive use of test pattern generation (TPG) software to alleviate this prob-
lem. TPG can automatically create stimuli to exercise all the gates of a design.
This stimulus applied to a simulator will provide most of the timing and opera-
tion data t}eat the engineer requires.
Capabilities in the LSIC and Hybrid Areas
t
t	 The CARAT system contains an automatic hybrid layout program and
y
of the PG
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ybrid layoutT
	
and simulation ulatio  
paddition
 
og
	 Its LSIC
 sufficient todl
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LSIC's on a hybrid substrate. Additionally a fault Isolation progriam, is available
within CARAT to assist in hybrid debug an repair.	 I	 %'Y	 g
DISCUSSION`
w
The implementation of tlae CADAT system consisted first of the segmenta.-
tion of the :software. Into three subsystems: layout subsystem (LAYOUT) , evalua=	 - -
tion subsystem (EVAL), and design Intent subsystani (LOGIC). As previously
-mentioned, LSIC evaluation is similar to breadboard testing and LSIC layout Is
similar to breadboard design, The Input to breadboard test Is breadboard hard-
ware; the Input to LSIC evaluation is mash geometries. In either case, stimuli
and expected results must also be supplied to test or evaluate. This is the
function of LOGIC. This function could be accomplished manually; but it is
easier to simply define the intended logic to LOGIC and let It work out stimuli
and expected performance data. LOGIC therefore provides the documentation
and preparation of evaluation specifications. If all parties concerned cannot
agree on those specifications, then this is the paint to stop before the investment
of time and effort in computer layout and evaluation when designing, or in 't
computer evaluation alone when checking someone else's layout.
LOGIC Is an excellent choice to be' run at a location remote from a
complete CADAT system especially for design purposes. It permits the remote
designer to implement and check design Intent In several configurations with
good turnaround time for eacii iteration before proceeding on to LAYOUT and
EVAL. Thus, remote designers can participate effectively in the use of the 	 =
t	 CARAT systems by exercising LOGIC. LOGIC consists, In, Darts of a n eproce^8or
5
lr igure 2 Performance evaluation flowchart.
(NTTRAN) [ 11, u postprocessoz (T KIT-F) 12 1, sand it logic simulator (LOGS IM)
[ 3 0 4 0, 51. NTRAN accepts data In a singlo, easy to use cell not format (Identical
to that used as Input to the LSIC automatic layout progrmus) and proviko circuit
model data fo g* TPG [G, 61 and L QSIM. Whoo a problem Involves multiple
LSIG's, the MACROCELL preprocessor accepts data In chip not form (IdQn^Io^l
to that used by the printed circuit layout program) and output's tn the aforo-
mentioned call. net form.
The TPG poatprocessor (TPGITF) will autojilatically supply stimuli to
the LfOS111i simulator of LOGIC plus stinuIt for EVAL. LflG51M will atl.tptlt
the expected performance of the Intended dcll^i^t tc the OVAL for • perusal by 010	 ]]
designer (Fig. 2).	 l
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EVAL roquirc8 l as loputniask, geometries (f^mni either LAYOOTor Any
other sourco)-, process rules from the user, and stiniull and expected perform-
once data from either LOGIC or the user. At this point masks, process rules,
stimuli, and performance data are ready to be in put to EVAL. The first pro-
gram of EVAL Is the Mask Analysis Program, (MAP-111) [5# 74 which looks at the
geometric blocks on till masks levels and dote rmiripaviteXro tinuisistors, food-
throughs, conductQrs t guard bands, oto.s exist. it may take complex geometries
apart or gather simple geometries together to redescribe the samo mask picture
In terms of geometries tagged with their functions, The&;) tagged geometries
together with a definition of the process rules are clico4ed for errors by MAP it
The location and nature of mask errors will be outpukby this program, In graphic
and line printer format. The MAP I1 program has tlC additional, feature of
describing the circuitry on the niasks In nodal forniat. This nodal, data together
with the functionally tagged geometries are passed along to the Disjunct Analyzer
(DJANAL) program t81, More the equations of operation are ayntliesized and
the device performance data prepared for a simulator (PETLOG)",[3 t 4 9 $091.
TheFETLOHG simulator combines the features of a transient analyier (FETSI ► )
[a, 101 with those of a logic a Iniulatol- (LOGSIMI ) and Is th^ks quite accurate.
The previously prepared stimuli are now Input to F ETLOG simulator,  and the
simulated obip performance data am compared with the Intended porformanco
-A-"
	
EVAL can also supi'tV^Xt6
	
. 0	 nded performance data to provide further
insights into chip perforim,4,,s6e+ As dio FETLOG simulator is generating data
in response to the provint ly i ontionod stiniull, It Is also defining an accurate
logic model for the chip. Thl logic model, which sill be in.oro complex than
	
the Intended logic models, is	 i61  available to provide performance data that can,
then be inspected for pro lenis^.^
LAYOUT has band played down to emphasize the lack of dependence of
the rest of tho CADAT s stoni upon It; however, LAYOUT is very powerful even
as a stand-alone system. tt contains autoinatic, layout programs for liybrid and
even printed circuit board" ayout (P%N'13) til l 12 1; an, automaticpIncenient,
route, and fold program fo),^ P-TvIOS turd C-MOS (PRF 13-171 and an automatic
two-dimensional placement and route prograin for C-14145 raid C-MOS silica}i
gate SOS (PR21)) ( 16 0 181 , plus a. two dimensional prog •ani using niultiport cells
(TaPW) ( 191 . It also contains batch load pi-ogranis for layout digitization and
editing (MADP) [ 201, turd a program. to quickly cliecl^ PW automatic layouts
for errors (CHECK) 211 Lastly It contains a higlily developed Interactive
graphics program (AIDS 11) ( 5, 22251. This prograin, contains, but4s not
1. A FETLOG users manual Is In. prep aration and will be 1xiblished at a later
date,
limited to an excellent computer akileted drafting tool similar to oommerojally
available systomso However, It goes beyond these systems in that it will accept
as Input error masks from MAP 11, will Input and output Mann Pattern Generator
tapes and, most Importantly, high level art tapes. it can thon graphically edit
ano produce 'updated 14P'08.
An example of a special operation Is placing a metalization run to Inter-
connect two widely spaced cells. if the viewing area Is Scaled to provide a
display of both cells simultaneously, it Is very difficult 6-.,'VoMtIon the Inter-
connect with sufficient accuracy to realize a good connection. The now features
alleviate this problem by allowing'view window changes whilo,,tho designer Is In
the process of placing t1io line that represents the tonne' "4am He can zoom In	 'J
on the first cell and catablisli the begin point of the line, zoom, In on the second
cell, issue a command reset, and then establish the end point of the line.
By separating a portion of the design, Into another file, the AIDS software
can locate, display, modify, delete, or otherwise manipulate elements at a
faster rate than Is possible for tie entire file. The advantage of this feature "AS
obvious If one considers a situation In which an Isolated portion of 6 design
squires	 Ift oxtenSillYr- mod-Ificatilon while Me re —mainder is essentially correct.
The LSI designer Is able to extract t1ie portion, of the dealgn requiring extensive
modifications, operate on it at a rapid rate, and then recombine It with the
remainder of the design, ffiereby-,greatI ly enhancing the effectiveness of Inter-
active operations.
The tagged point feature Is provided In conjunction with the file splitting
operation to ensure that the relationship between the two files remains Intact
while tboy are separated. An example of the utility of tagged points Is a situation
In which a wiring channel must be opened up to permit additional Interconnects
to be made. The designer would fence the area to be -,moved, activate the fenced
file, and bias the file by the amount required to enlarge the clianuel. if the move,
Is unflateral (i.e. 9 In the X-direction only or the Y'-direction only), it is unlikely
that manipulation of tagged point elements will be required, The elements that
bridge tlie fenced area will effectively be stretched and maintain the topological
integrity of the design. if, however, a bilateral bias Is applied, the"bridging
elements will become distorted and will very likely require modification. The
O-N. Vap command Is employed to accomplish -ffio modifications in. such a manner
that the topological integrity In this case may bo also retained. 	 j
w.
8
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SUMMARY
11
Source programs within CARAT woro developed by ACA, Macrodatat
GE, and the Navy. These programs were integrated, debugged, modified and
documootod, by Ift S Computing, Inc. in addition, In response to problem
definition by MSF C 0 M& S line created preprocessors, post processors # now
programs and has oxtonsivoly designed and developed the Interactive graphics
system. Msrc has di Octcd these efforts In addition to designing some of the
auxiliary programs,
The future of CARAT ontalls the Improvements of component program
powers the adoption of it higher level logic language to permit easy specification
of a total design followed by automatic partItloolog to hybrid and LSIC lovot,
plus automatic logic design on the LSIC. in tba more distant future automatic
packogo design to do,13iied formats should be Incorporated,
CADAT SYSTEM
The CARAT system Is shown In Figure 3 and tho function of each software
component Is described as follows-,
1) LOOIC Subsystem-.
a) NTRAN (11 —,$otwork TRANslator — converts cell not data (as
used by the LSIC automatic 168rout programs) to NAND gate models for TrG and
gate models for LOGSIAT.
b) TPG [61 — Test Pattern 6anerator — an adaptation of the LASAR
prograni which, generates stiniuli to test for (stuck at faults) In combinatorial, and
sequential logic.
a) TPGITF [2	 Test Pattern Generator Interface — converts TPG
output to format compatible with stimulus Inputs to LOGSIM and FETLOG.
d) LOGSIM [ 3,4j 51 — LOGIO 8111ulator — siniuldtos the logic and
timing perfolLmiated of logic gates. A three valued simulator with separate
tinning specifications avallable on each gate Input and a special feature to simu-
late 010 bus or'node disconnect aspects of C-AIOS logic.
a) JuACIROCT, LL — converts chip not data (as used by PNVB) to NTRAN.
Permits the definition of i.miltiftinction imlls.
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2) JRVAL Subsystanit
11) MAP It 14, 71 — Mask Analysts Program 11 — an updated vorsloit
'41	 -tile chooking,rnd olvall it syllutcalof Me origIm v1AP which parforme design x	 13
It can oorrompond (lit taxi otit) lit hlg1t level art or	 format as %*)I
as Intorf000 NvIdi A1D$ It t 5, 22-241 for art-or tuask display o ti, accepts dtAtit
dirootly from au ARTWORK call libraq,-liv coujunction wl"i the high lovol art
capability. It providou trosistor elre-tit modal looluding capaolowees to ulo
DJANAL post procossors
b) DJAXAL (8) Disjunotion ANALyzerI
 — groups trusistor
alroults Into dIaNuctoirwits tot , use by rETLOO.
0) rXTLOG [3 9 4j6o9) — FloldFffootTrtoieistor$lttittlttt-orl.00-ito
Slim,ilator — a, combloation oft1to MUNI trivusiont analysts prograin with the
LOGSIM logic simulator to provide a slowlation ^vbloh Is slowor, butt ore
accuratoo thaITLOCISIM and loss twouratoo but utuch fastar oud handles many
more nodos, Man FETSIM.
0
3) LAYOUT Stlbsystom:
ft) PAP [13-17) — Placomont Route and Fold — (tutomatle ItMtout
used for P-MOS singlo coded calls,
Ij 
b) MGM [13 1 141 — Metal (late Cir6tit T.^j)a Irilo — a data base.
for PR'r,, providlog pin plammonts of it family of C-mos metal Hato bull't SUIC011
st ►idard calls.
e) CIMCk t-211 — ti., progr(uti w1wich provides a coam but rapid
crook of tbo correlation betwoon the tiet-80rits Input to PRFZ and the highh lo ►el
art dofinod by P11F
d) P122D ( 15,18 0 271 — placoment Routo In Two D1111011010118 —
autotudie layout which is more offident flum PAP. 11sed for C-MOS metal gtvtt,%,
bulk mid C- Al SOS 61110011 gftto.
0) MGPDF — 1`10il Clate Inu rata F Ile — A di*A base for PR2D
to Ix	 11providing pin placomouts of a fatally of 0 -1ADS ga	 ilk s 1poo stmidn^ colls*
f) SOS PM — Silloon on Stipphl-ro Pin Dift Pilo — it data base -for
PD2D provIding, pin placomouts of a family of b1gli spead, 7 uAll bigh t C-140S
SOS silicon Sato standard cells.
Q',	 CD
WIND ( 191 — WNW Pont In Two Dimensions- — autoinatio layout
whiob to more efficient than P1120 for C-MOS $06 double en  calls.
h) SOSPF — SOS Pin bile — itdtitttbtiso^totMP2Dpt*oviditqPita
placements of a family of high density $ 5 mli, high, C • INIOS SOS attkodali cells.
-:SOS'PVth U-nAo.is not ttvallablo tit is
1) MID (11, 121 — Prlotod WirinK Board — automatic, layout for
printed (Arcult boards or hybrid sobstratos, Output In high level art format.
11
J) PCBART — Printed Circuit DoardATITworks — a postprocassor
for PNV13 which prodom output In Garber 700 plotter format.
k) ARTWOUX 178, 29) 	 converts high level art to Corber 1,200
plotter format,
1) 1AANART c 3U, 311 — AIANu pattern Ronoratov,
 AIRTwork used An
Coujuncuou with artwork to produce reetangdar art for dio MANN pattern
Gonarator.
m) GCOP 1291 — convorts 0exbor 1200 format to Gorber 700 format.
it) TYTADP ['210.1 — Mask and Pattora DlsplMw — to butch program Coy
1114*'Ially digitizing, layouts whou, on Interactive graphies systom I,% not avallable.
=s ehoelt-pl ots In Gerber 1200 format and rootanplar artwrko In MANN
Clooerator format.
0) 1,IGBLJB (1. ,101;17 	 MoWl (l tito Bulk 1,113rary , — it data, base
for the ARTWOUK prograin, of a family of C`-11I OS metal gate bulk silicon,
standard cells.
p) SOSLM (18, 226 , 32A , 3;31— 808 LIBrary — a dattv baso for the
AIRTWORK prograin of afamily of high spL)od C- IOS 1,4()S silicon gate standard
calls.
q) AIDSTI, ( 5, 22•21 51 — Arhmi"k Intoraotive Design System it —
Includes mi updato of the original AIDS interactive graphics progrom pIns tho
following Supporting progrMim,
1. DSPIJB [24,21	 DISPlay L113rarlan, — preform ats AppIleation,
oriented displays.,
2. I)SPOTI, 0 :3;11 — DISP Controller — cooixiinatos communletv-
tIons betwoma usor W AID, opplioation, program,
is	 Y
14,
V
Sj
3. PRFAID ( 24 Converts high level art to AIDS data base.
4, AIDPHF,
 (241 Converts AIM data base to high level art.
S. CTMN [251 — Converts AIDS data base to rectangular art.
6. MNTC (25) — Converts rectangular art to AIDS data base.
7. CPAT 1251 — Converto -AIDS cell library to ARTWORK cell
library.
4) Associated Stand Alone Proge,,,uat§:
o.) FZ TSIM 19 1 10) — Field Effect Transistor SIMulator — used fox,
rigorous analysis of cell designs and critical paths tbrough Wilps. Requires
manual 111PAlt,
b) SIMLOG (34,351 — SlMulnte WOW — a, progrtun to Wine Inpot
Patterns which will cause certain output patterns to occur In conibinatorial, and
sequential logic.
a) PARTLO — PARTItion and Linear Order — a BASIC program to
partition large groups of small cells Into small graups of large cells by a
clustering technique.
Output Is displayed In an optimuln, linear placement of the original cells foil win
the clustering order.
^I
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